The following publications are possibly variants of this publication:
- A 12.9-to-15.1GHz Digital PLL Based on a Bang-Bang Phase Detector with Adaptively Optimized Noise Shaping Achieving 107.6fs Integrated JitterMario Mercandelli, Alessio Santiccioli, Simone Mattia Dartizio, Abanob Shehata, Francesco Tesolin, Saleh Karman, Luca Bertulessi, Francesco Buccoleri, Luca Avallone, Angelo Parisi, Andrea Leonardo Lacaita, Michael Peter Kennedy, Carlo Samori, Salvatore Levantino. isscc 2021: 445-447 [doi]
- A Comprehensive Phase Noise Analysis of Bang-Bang Digital PLLsLuca Avallone, Mario Mercandelli, Alessio Santiccioli, Michael Peter Kennedy, Salvatore Levantino, Carlo Samori. tcasI, 68(7):2775-2786, 2021. [doi]
- Noise Analysis and Minimization in Bang-Bang Digital PLLsMarco Zanuso, Davide Tasca, Salvatore Levantino, Andrea Donadel, Carlo Samori, Andrea L. Lacaita. tcas, 56-II(11):835-839, 2009. [doi]
- A 2.9-to-4.0GHz fractional-N digital PLL with bang-bang phase detector and 560fsrms integrated jitter at 4.5mW powerDavide Tasca, Marco Zanuso, Giovanni Marzin, Salvatore Levantino, Carlo Samori, Andrea L. Lacaita. isscc 2011: 88-90 [doi]
- Bang-bang digital PLLsSalvatore Levantino. esscirc 2016: 329-334 [doi]