Analysis and Optimization of Nanometer CMOS Circuits for Soft-Error Tolerance

Yuvraj Singh Dhillon, Abdulkadir Utku Diril, Abhijit Chatterjee, Adit D. Singh. Analysis and Optimization of Nanometer CMOS Circuits for Soft-Error Tolerance. IEEE Trans. VLSI Syst., 14(5):514-524, 2006. [doi]

Possibly Related Publications

The following publications are possibly variants of this publication: