A 114-pW PMOS-only, trim-free voltage reference with 0.26% within-wafer inaccuracy for nW systems

Qing Dong, Kaiyuan Yang, David Blaauw, Dennis Sylvester. A 114-pW PMOS-only, trim-free voltage reference with 0.26% within-wafer inaccuracy for nW systems. In 2016 IEEE Symposium on VLSI Circuits, VLSIC 2016, Honolulu, HI, USA, June 15-17, 2016. pages 1-2, IEEE, 2016. [doi]

Abstract

Abstract is missing.