An Analog Assisted Dual Loop Hybrid LDO Based on Adaptive Clock - researchr publication related

researchr

You are not signed in
Sign in
Sign up

Xichen Duan, Yuzi Wang, Peng Huang, Kai Sun, Liuyang Zhang, Jie Liang. An Analog Assisted Dual Loop Hybrid LDO Based on Adaptive Clock. In 15th IEEE International Conference on ASIC, ASICON 2023, Nanjing, China, October 24-27, 2023. pages 1-4, IEEE, 2023. [doi]

The following publications are possibly variants of this publication:

Learning Deterministic Multi-Clock Timed AutomataYu Teng, Miaomiao Zhang, Jie An 0001. hybrid 2024: [doi]

A 0.8-8 GHz 9.7 mW analog-digital dual-loop adaptive-bandwidth DLL based multi-phase clock generatorTsung-Te Liu, Chorng-Kuang Wang. esscirc 2004: 375-378 [doi]

A fast transient LDO based on dual loop FVF with high PSRRLei Wang, Wei Mao, Chundong Wu, Alan Chang, Yong Lian. apccas 2016: 99-102 [doi]

runs on WebDSL