Test pattern generation and partial-scan methodology for an asynchronous SoC interconnect

Aristides Efthymiou, John Bainbridge, Douglas A. Edwards. Test pattern generation and partial-scan methodology for an asynchronous SoC interconnect. IEEE Trans. VLSI Syst., 13(12):1384-1393, 2005. [doi]

Possibly Related Publications

The following publications are possibly variants of this publication: