An approach to reduce computational cost in combinatorial logic netlist reliability analysis using circuit clustering and conditional probabilities - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Josep Torras Flaquer, Jean-Marc Daveau, Lirida A. B. Naviner, Philippe Roche. An approach to reduce computational cost in combinatorial logic netlist reliability analysis using circuit clustering and conditional probabilities. In 17th IEEE International On-Line Testing Symposium (IOLTS 2011), 13-15 July, 2011, Athens, Greece. pages 98-103, IEEE, 2011. [doi]

This author has not been identified. Look up 'Josep Torras Flaquer' in GoogleThis author has not been identified. Look up 'Jean-Marc Daveau' in GoogleThis author has not been identified. Look up 'Lirida A. B. Naviner' in GoogleThis author has not been identified. Look up 'Philippe Roche' in Google

runs on WebDSL