An approach to reduce computational cost in combinatorial logic netlist reliability analysis using circuit clustering and conditional probabilities

Josep Torras Flaquer, Jean-Marc Daveau, Lirida A. B. Naviner, Philippe Roche. An approach to reduce computational cost in combinatorial logic netlist reliability analysis using circuit clustering and conditional probabilities. In 17th IEEE International On-Line Testing Symposium (IOLTS 2011), 13-15 July, 2011, Athens, Greece. pages 98-103, IEEE, 2011. [doi]

Possibly Related Publications

The following publications are possibly variants of this publication: