Intermittent Resonant Clocking Enabling Power Reduction at Any Clock Frequency for Near/Sub-Threshold Logic Circuits - researchr publication

researchr

You are not signed in
Sign in
Sign up

Hiroshi Fuketa, Masahiro Nomura, Makoto Takamiya, Takayasu Sakurai. Intermittent Resonant Clocking Enabling Power Reduction at Any Clock Frequency for Near/Sub-Threshold Logic Circuits. J. Solid-State Circuits, 49(2):536-544, 2014. [doi]

Abstract is missing.

runs on WebDSL