Inductance model and analysis methodology for high-speed on-chip interconnect

Kaushik Gala, David Blaauw, Vladimir Zolotov, P. M. Vaidya, A. Joshi. Inductance model and analysis methodology for high-speed on-chip interconnect. IEEE Trans. VLSI Syst., 10(6):730-745, 2002. [doi]

Abstract

Abstract is missing.