A New Technique for Leakage Reduction in CMOS Circuits using Self-Controlled Stacked Transistors - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Narender Hanchate, Nagarajan Ranganathan. A New Technique for Leakage Reduction in CMOS Circuits using Self-Controlled Stacked Transistors. In 17th International Conference on VLSI Design (VLSI Design 2004), with the 3rd International Conference on Embedded Systems Design, 5-9 January 2004, Mumbai, India. pages 228-233, IEEE Computer Society, 2004. [doi]

This author has not been identified. Look up 'Narender Hanchate' in GoogleThis author has not been identified. Look up 'Nagarajan Ranganathan' in Google

runs on WebDSL