A Two Stage Structure for High Order Multi-Bit Sigma-Delta ADC with Multiplier-less Digital Correction Logic

Baher Haroun, Chao Hua Wu. A Two Stage Structure for High Order Multi-Bit Sigma-Delta ADC with Multiplier-less Digital Correction Logic. In ISCAS. pages 9-12, 1994.

Abstract

Abstract is missing.