Masanori Hashimoto, Hidetoshi Onodera. Post-layout transistor sizing for power reduction in cell-based design. In Proceedings of ASP-DAC 2001, Asia and South Pacific Design Automation Conference 2001, January 30-February 2, 2001, Yokohama, Japan. pages 359-365, ACM, 2001. [doi]
No references recorded for this publication.
No citations of this publication recorded.