The following publications are possibly variants of this publication:
- A 2 ×30k-Spin Multichip Scalable Annealing Processor Based on a Processing-In-Memory Approach for Solving Large-Scale Combinatorial Optimization ProblemsTakashi Takemoto, Masato Hayashi, Chihiro Yoshimura, Masanao Yamaoka. isscc 2019: 52-54 [doi]
- A 2× 30k-Spin Multi-Chip Scalable CMOS Annealing Processor Based on a Processing-in-Memory Approach for Solving Large-Scale Combinatorial Optimization ProblemsTakashi Takemoto, Masato Hayashi, Chihiro Yoshimura, Masanao Yamaoka. jssc, 55(1):145-156, 2020. [doi]
- 4.6 A 144Kb Annealing System Composed of 9× 16Kb Annealing Processor Chips with Scalable Chip-to-Chip Connections for Large-Scale Combinatorial Optimization ProblemsTakashi Takemoto, Kasho Yamamoto, Chihiro Yoshimura, Masato Hayashi, Masafumi Tada, Hiroaki Saito, Mayumi Mashimo, Masanao Yamaoka. isscc 2021: 64-66 [doi]
- A 1.3-Mbit Annealing System Composed of Fully-Synchronized 9-board x 9-chip x 16-kbit Annealing Processor Chips for Large-Scale Combinatorial Optimization ProblemsKasho Yamamoto, Takashi Takemoto, Chihiro Yoshimura, Mayumi Mashimo, Masanao Yamaoka. asscc 2021: 1-3 [doi]