The following publications are possibly variants of this publication:
- A 40 Gb/s Serial Link Transceiver in 28 nm CMOS TechnologyReza Navid, E.-Hung Chen, Masum Hossain, Brian S. Leibowitz, Jihong Ren, Chuen-huei Adam Chou, Barry Daly, Marko Aleksic, Bruce Su, Simon Li, Makarand Shirasgaonkar, Fred Heaton, Jared Zerbe, John C. Eble. jssc, 50(4):814-827, 2015. [doi]
- A 112 Gb/s PAM4 Linear TIA with 0.96 pJ/bit Energy Efficiency in 28 nm CMOSHao Li, Ganesh Balamurugan, James E. Jaussi, Bryan Casper. esscirc 2018: 238-241 [doi]
- A Stacked 4×25 Gb/s Optical Receiver in 28 nm CMOS with 0.154 mW/Gb/s Power EfficiencyYihua Zhang, Zhuoqi Guo, Yang Xie, Dan Li 0011, Shiquan Fan, Xiaoyan Gui, Li Geng. iscas 2019: 1-4 [doi]
- A 38 Gb/s to 43 Gb/s Monolithic Optical Receiver in 65 nm CMOS TechnologyYingmei Chen, Zhigong Wang, Xiangning Fan, Hui Wang, Wei Li. tcas, 60-I(12):3173-3181, 2013. [doi]