The following publications are possibly variants of this publication:
- The impacts of high tensile stress CESL and geometry design on device performance and reliability for 90 nm SOI nMOSFETsChieh-Ming Lai, Yean-Kuen Fang, Chien Ting Lin, Chia-Wei Hsu, Wen-Kuan Yeh. mr, 47(6):944-952, 2007. [doi]
- The impact of interface/border defect on performance and reliability of high-k/metal-gate CMOSFETWen-Kuan Yeh, Po-Ying Chen, Kwang-Jow Gan, Jer-Chyi Wang, Chao Sung Lai. mr, 53(2):265-269, 2013. [doi]