The following publications are possibly variants of this publication:
- A novel clock and data recovery scheme for 10Gbps source synchronous receiver in 65nm CMOSKe Huang, Ziqiang Wang, Xuqiang Zheng, Xuan Ma, Kunzhi Yu, Chun Zhang, Zhihua Wang. mwscas 2012: 932-935 [doi]
- A 48mW 15-to-28Gb/s source-synchronous receiver with adaptive DFE using hybrid alternate clock scheme and baud-rate CDR in 65nm CMOSShuai Yuan, Liji Wu, Ziqiang Wang, Xuqiang Zheng, Peng Wang, Wen Jia, Chun Zhang, Zhihua Wang. esscirc 2015: 144-147 [doi]
- A 6.4 Gb/s source synchronous receiver core with variable offset equalizer in 65nm CMOSKunzhi Yu, Xuqiang Zheng, Ke Huang, Ma Xuan, Ziqiang Wang, Chun Zhang, Zhihua Wang. vlsi-dat 2013: 1-4 [doi]