The following publications are possibly variants of this publication:
- Floorplan-Aware High-Level Synthesis for Generalized Distributed-Register ArchitecturesAkira Ohchi, Nozomu Togawa, Masao Yanagisawa, Tatsuo Ohtsuki. ieicet, 92-A(12):3169-3179, 2009. [doi]
- An energy-efficient high-level synthesis algorithm for huddle-based distributed-register architecturesShin-ya Abe, Masao Yanagisawa, Nozomu Togawa. iscas 2012: 576-579 [doi]
- A Delay-variation-aware High-level Synthesis Algorithm for RDR ArchitecturesYuta Hagio, Masao Yanagisawa, Nozomu Togawa. ipsj, 7:81-90, 2014. [doi]
- Floorplan-Driven High-Level Synthesis for Distributed/Shared-Register ArchitecturesAkira Ohchi, Shunitsu Kohara, Nozomu Togawa, Masao Yanagisawa, Tatsuo Ohtsuki. ipsj, 1:78-90, 2008. [doi]
- A Multi-Scenario High-Level Synthesis Algorithm for Variation-Tolerant Floorplan-Driven DesignKoki Igawa, Masao Yanagisawa, Nozomu Togawa. ieicet, 99-A(7):1278-1293, 2016. [doi]