3) architecture for a burst operated 1.5V MRAM macro

Tsuneo Inaba, Kenji Tsuchida, Tadahiko Sugibayashi, Shuichi Tahara, Hiroaki Yoda. 3) architecture for a burst operated 1.5V MRAM macro. In Proceedings of the IEEE Custom Integrated Circuits Conference, CICC 2003, San Jose, CA, USA, September 21 - 24, 2003. pages 399-402, IEEE, 2003. [doi]

Abstract

Abstract is missing.