A 300-MHz 4-Mb wave-pipeline CMOS SRAM using a multiphase PLL - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Koichiro Ishibashi, Kunihiro Komiyaji, Hiroshi Toyoshima, Masataka Minami, Nagatoshi Ohki, Hiroshi Ishida, Toshiaki Yamanaka, Takahiro Nagano, Takashi Nishida. A 300-MHz 4-Mb wave-pipeline CMOS SRAM using a multiphase PLL. J. Solid-State Circuits, 30(11):1189-1195, November 1995. [doi]

This author has not been identified. Look up 'Koichiro Ishibashi' in GoogleThis author has not been identified. Look up 'Kunihiro Komiyaji' in GoogleThis author has not been identified. Look up 'Hiroshi Toyoshima' in GoogleThis author has not been identified. Look up 'Masataka Minami' in GoogleThis author has not been identified. Look up 'Nagatoshi Ohki' in GoogleThis author has not been identified. Look up 'Hiroshi Ishida' in GoogleThis author has not been identified. Look up 'Toshiaki Yamanaka' in GoogleThis author has not been identified. Look up 'Takahiro Nagano' in GoogleThis author has not been identified. Look up 'Takashi Nishida' in Google

runs on WebDSL