Koichiro Ishibashi, Kunihiro Komiyaji, Hiroshi Toyoshima, Masataka Minami, Nagatoshi Ohki, Hiroshi Ishida, Toshiaki Yamanaka, Takahiro Nagano, Takashi Nishida. A 300-MHz 4-Mb wave-pipeline CMOS SRAM using a multiphase PLL. J. Solid-State Circuits, 30(11):1189-1195, November 1995. [doi]
No references recorded for this publication.
No citations of this publication recorded.