The following publications are possibly variants of this publication:
- Low-power and small-area 4-ch 25-Gb/s transimpedance amplifiers in 65-nm CMOS processYasuhiro Takahashi, Daisuke Ito, Makoto Nakamura, Akira Tsuchiya, Toshiyuki Inoue, Keiji Kishine. ieiceee, 20(18):20230339, 2023. [doi]
- 25-Gb/s clock and data recovery IC using latch-load combined with CML buffer circuit for delay generation with 65-nm CMOSTomonori Tanaka, Kosuke Furuichi, Hiromu Uemura, Ryosuke Noguchi, Natsuyuki Koda, Koki Arauchi, Daichi Omoto, Hiromi Inaba, Keiji Kishine, Shinsuke Nakano, Masafumi Nogawa, Hideyuki Nosaka. iscas 2017: 1-4 [doi]
- A 4×32-Gb/s VCSEL Driver with Adaptive Feedforward Equalization in 65-nm CMOSToshiyuki Inoue, Akira Tsuchiya, Keiji Kishine, Daisuke Ito, Yasuhiro Takahashi, Makoto Nakamura. icecsys 2023: 1-4 [doi]
- A 28-Gb/s VCSEL Driver with Variable Output Impedance in 65-nm CMOSToshiyuki Inoue, Akira Tsuchiya, Keiji Kishine, Daisuke Ito, Yasuhiro Takahashi, Makoto Nakamura. mwscas 2022: 1-4 [doi]
- A 25-Gb/s Low-Power Clock and Data Recovery with an Active-Stabilizing CML-CMOS ConversionRyosuke Noguchi, Atsuto Imajo, Toshiyuki Inoue, Akira Tsuchiya, Keiji Kishine. icecsys 2018: 49-52 [doi]
- Low-Power, 25-Gb/s Active Voltage Current Feedback Transimpedance Amplifier in 65-nm CMOSKoji Tominaga, Yasuhiro Takahashi. elinfocom 2024: 1-4 [doi]