Low-voltage limitations of memory-rich nano-scale CMOS LSIs

Kiyoo Itoh, Masashi Horiguchi, Masanao Yamaoka. Low-voltage limitations of memory-rich nano-scale CMOS LSIs. In Doris Schmitt-Landsiedel, Tobias Noll, editors, 33rd European Solid-State Circuits Conference, ESSCIRC 2007, Munich, Germany, 11-13 September 2007. pages 68-75, IEEE, 2007. [doi]

Abstract

Abstract is missing.