Area-efficient architectures for double precision multiplier on FPGA, with run-time-reconfigurable dual single precision support

Manish Kumar Jaiswal, Ray C. C. Cheung. Area-efficient architectures for double precision multiplier on FPGA, with run-time-reconfigurable dual single precision support. Microelectronics Journal, 44(5):421-430, 2013. [doi]

Authors

Manish Kumar Jaiswal

This author has not been identified. Look up 'Manish Kumar Jaiswal' in Google

Ray C. C. Cheung

This author has not been identified. Look up 'Ray C. C. Cheung' in Google