The following publications are possibly variants of this publication:
- A novel low-power and high-speed dual-modulus prescaler based on extended true single-phase clock logicSong Jia, Ziyi Wang, Zijin Li, Yuan Wang. iscas 2016: 2751-2754 [doi]
- A low-power high-speed true single phase clock divide-by-2/3 prescalerJianhui Wu, Zixuan Wang, Xincun Ji, Cheng Huang. ieiceee, 10(2):20120913, 2013. [doi]
- Low-Voltage Low-Power CMOS True-Single-Phase Clocking Scheme with Locally Asynchronous Logic CircuitsHong-Yi Huang, Jinn-Shyan Wang, Yuan-Hua Chu, Tain-Shun Wu, Kuo-Hsing Cheng, Chung-Yu Wu. iscas 1995: 1572-1575
- A 2.4 GHz fractional-N PLL with a low-power true single-phase clock prescalerXincun Ji, Xiaojuan Xia, Zixuan Wang, Leisheng Jin. ieiceee, 14(8):20170065, 2017. [doi]