The following publications are possibly variants of this publication:
- Self-sampled vernier delay line for built-in clock jitter measurementKuo-Hsing Cheng, Chan-Wei Huang, Shu-Yu Jiang. iscas 2006: [doi]
- A High-Resolution Ultrasonic Distance Measurement System Using Vernier Caliper Phase MeterKe-Yu Lee, Chih-Feng Huang, Sin-San Huang, Ke-Nung Huang, Ming-Shing Young. tim, 61(11):2924-2931, 2012. [doi]
- Stereo Neural Vernier CaliperShichao Li 0002, Zechun Liu, Zhiqiang Shen, Kwang-Ting Cheng. AAAI 2022: 1376-1385 [doi]
- A 2.5-GHz Built-in Jitter Measurement System in a Serial-Link TransceiverShu-Yu Jiang, Kuo-Hsing Cheng, Pei-Yi Jian. tvlsi, 17(12):1698-1708, 2009. [doi]
- Experimental Results of Built-In Jitter Measurement for Gigahertz ClockNai-Chen Daniel Cheng, Yu Lee, Ji-Jan Chen. ats 2008: 268 [doi]
- Auto-calibration techniques in built-in jitter measurement circuitChih-Ping Cheng, Jen-Chieh Liu, Kuo-Hsing Cheng. ddecs 2012: 248-249 [doi]