The following publications are possibly variants of this publication:
- A Machine Learning-Powered Tier Partitioning Methodology for Monolithic 3-D ICsYi-Chen Lu, Sai Pentapati, Lingjun Zhu, Gauthaman Murali, Kambiz Samadi, Sung Kyu Lim. tcad, 41(11):4575-4586, 2022. [doi]
- Four-tier Monolithic 3D ICs: Tier Partitioning Methodology and Power Benefit StudyKwang Min Kim, Saurabh Sinha, Brian Cline, Greg Yeric, Sung Kyu Lim. islped 2016: 70-75 [doi]
- Compact-2D: A Physical Design Methodology to Build Two-Tier Gate-Level 3-D ICsBon Woong Ku, Kyungwook Chang, Sung Kyu Lim. tcad, 39(6):1151-1164, 2020. [doi]
- An affine partitioning algorithm to maximize parallelism and minimize communicationAmy W. Lim, Gerald I. Cheong, Monica S. Lam. ics 1999: 228-237 [doi]