Comparing layouts with HDL models: a formal verification technique

Timothy Kam, P. A. Subrahmanyam. Comparing layouts with HDL models: a formal verification technique. IEEE Trans. on CAD of Integrated Circuits and Systems, 14(4):503-509, 1995. [doi]

Abstract

Abstract is missing.