Kentaro Kawakami, Takeshi Shiro, Hironobu Yamasaki, Katsuhiro Yoda, Hiroaki Fujimoto, Kenichi Kawasaki, Yasuhiro Watanabe. Peak power reduction of a sensor network processor fabricated with Deeply Depleted Channel transistors in 65nm technology. In International Symposium on Quality Electronic Design, ISQED 2013, Santa Clara, CA, USA, March 4-6, 2013. pages 422-429, IEEE, 2013. [doi]
Abstract is missing.