Path-delay-fault testable nonscan sequential circuits

Wuudiann Ke, Premachandran R. Menon. Path-delay-fault testable nonscan sequential circuits. IEEE Trans. on CAD of Integrated Circuits and Systems, 14(5):576-582, 1995. [doi]

Abstract

Abstract is missing.