Automatic methodology for placing the guard rings into chip layout to prevent latchup in CMOS IC's

Ming-Dou Ker, Hsin-Chin Jiang, Jeng-Jie Peng, Tzay-Luen Shieh. Automatic methodology for placing the guard rings into chip layout to prevent latchup in CMOS IC's. In Proceedings of the 2001 8th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2001, Malta, September 2-5, 2001. pages 113-116, IEEE, 2001. [doi]

@inproceedings{KerJPS01,
  title = {Automatic methodology for placing the guard rings into chip layout to prevent latchup in CMOS IC's},
  author = {Ming-Dou Ker and Hsin-Chin Jiang and Jeng-Jie Peng and Tzay-Luen Shieh},
  year = {2001},
  doi = {10.1109/ICECS.2001.957690},
  url = {https://doi.org/10.1109/ICECS.2001.957690},
  researchr = {https://researchr.org/publication/KerJPS01},
  cites = {0},
  citedby = {0},
  pages = {113-116},
  booktitle = {Proceedings of the 2001 8th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2001, Malta, September 2-5, 2001},
  publisher = {IEEE},
  isbn = {0-7803-7057-0},
}