Technology-Optimized Fixed-Point Bit-Parallel Multipliers for FPGAs

Burhan Khurshid. Technology-Optimized Fixed-Point Bit-Parallel Multipliers for FPGAs. VLSI Signal Processing, 89(2):293-317, 2017. [doi]

Authors

Burhan Khurshid

This author has not been identified. Look up 'Burhan Khurshid' in Google