Technology-Optimized Fixed-Point Bit-Parallel Multipliers for FPGAs

Burhan Khurshid. Technology-Optimized Fixed-Point Bit-Parallel Multipliers for FPGAs. VLSI Signal Processing, 89(2):293-317, 2017. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.