The following publications are possibly variants of this publication:
- A 32 Gb/s ADC-based PAM-4 receiver with 2-bit/stage SAR ADC and partially-unrolled DFEShiva Kiran, Shengchang Cai, Ying Luo, Sebastian Hoyos, Samuel Palermo. cicc 2018: 1-4 [doi]
- A 52-Gb/s ADC-Based PAM-4 Receiver With Comparator-Assisted 2-bit/Stage SAR ADC and Partially Unrolled DFE in 65-nm CMOSShiva Kiran, Shengchang Cai, Ying Luo, Sebastian Hoyos, Samuel Palermo. jssc, 54(3):659-671, 2019. [doi]
- A Jitter-Robust 40 Gb/s ADC-Based Multicarrier Receiver Front-End With 4-GS/s Baseband Pipeline-SAR ADCs in 22-nm FinFETYuanming Zhu, Julian Camilo Gomez Diaz, Srujan Kumar Kaile, Il-Min Yi, Tong Liu, Sebastian Hoyos, Samuel Palermo. jssc, 58(3):662-676, March 2023. [doi]