Planning Massive Interconnects in 3-D Chips

Johann Knechtel, Evangeline F. Y. Young, Jens Lienig. Planning Massive Interconnects in 3-D Chips. IEEE Trans. on CAD of Integrated Circuits and Systems, 34(11):1808-1821, 2015. [doi]

Abstract

Abstract is missing.