The following publications are possibly variants of this publication:
- Variation-tolerant ultra low-power heterojunction tunnel FET SRAM designVinay Saripalli, Suman Datta, Vijaykrishnan Narayanan, Jaydeep P. Kulkarni. NANOARCH 2011: 45-52 [doi]
- Ultralow-Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM DesignJaydeep P. Kulkarni, Kaushik Roy. tvlsi, 20(2):319-332, 2012. [doi]
- 1.03pW/b Ultra-Low Leakage Voltage-Stacked SRAM for Intelligent Edge ProcessorsJingcheng Wang, Hyochan An, Qirui Zhang, Hun-Seok Kim, David T. Blaauw, Dennis Sylvester. vlsic 2020: 1-2 [doi]
- Variation-Tolerant, Ultra-Low-Voltage Microprocessor With a Low-Overhead, Within-a-Cycle In-Situ Timing-Error Detection and Correction TechniqueSeongjong Kim, Mingoo Seok. jssc, 50(6):1478-1490, 2015. [doi]