A Probabilistic Collocation Method Based Statistical Gate Delay Model Considering Process Variations and Multiple Input Switching - researchr publication related

researchr

You are not signed in
Sign in
Sign up

Y. Satish Kumar, Jun Li, Claudio Talarico, Janet Meiling Wang. A Probabilistic Collocation Method Based Statistical Gate Delay Model Considering Process Variations and Multiple Input Switching. In 2005 Design, Automation and Test in Europe Conference and Exposition (DATE 2005), 7-11 March 2005, Munich, Germany. pages 770-775, IEEE Computer Society, 2005. [doi]

The following publications are possibly variants of this publication:

A robust finite-point based gate model considering process variationsAlexander V. Mitev, Dinesh Ganesan, Dheepan Shanmugasundaram, Yu Cao, Janet Meiling Wang. iccad 2007: 692-697 [doi]

Uncertainty modeling of gate delay considering multiple input switchingSatish K. Yanamanamanda, Jun Li, Janet Meiling Wang. iscas 2005: 2457-2460 [doi]

Network Characteristics of Carbon Nanotubes: A Graph Eigenspectrum Approach and Tool Using MathematicaStephen Bush, Yun Li. Technical Report 2006GRC023, 2006.

runs on WebDSL