Formal Probabilistic Timing Verification in RTL

Jayanand Asok Kumar, Shobha Vasudevan. Formal Probabilistic Timing Verification in RTL. IEEE Trans. on CAD of Integrated Circuits and Systems, 32(5):788-801, 2013. [doi]

Abstract

Abstract is missing.