Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Jayanand Asok Kumar, Shobha Vasudevan. Formal Probabilistic Timing Verification in RTL. IEEE Trans. on CAD of Integrated Circuits and Systems, 32(5):788-801, 2013. [doi]
Possibly Related PublicationsThe following publications are possibly variants of this publication: Variation-Conscious Formal Timing Verification in RTLJayanand Asok Kumar, Shobha Vasudevan. vlsid 2011: 58-63 [doi]
The following publications are possibly variants of this publication: