Ragh Kuttappa, Leo Filippini, Nicholas Sica, Baris Taskin. Scalable Resonant Power Clock Generation for Adiabatic Logic Design. In IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2021, Tampa, FL, USA, July 7-9, 2021. pages 338-342, IEEE, 2021. [doi]
@inproceedings{KuttappaFST21,
title = {Scalable Resonant Power Clock Generation for Adiabatic Logic Design},
author = {Ragh Kuttappa and Leo Filippini and Nicholas Sica and Baris Taskin},
year = {2021},
doi = {10.1109/ISVLSI51109.2021.00068},
url = {https://doi.org/10.1109/ISVLSI51109.2021.00068},
researchr = {https://researchr.org/publication/KuttappaFST21},
cites = {0},
citedby = {0},
pages = {338-342},
booktitle = {IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2021, Tampa, FL, USA, July 7-9, 2021},
publisher = {IEEE},
isbn = {978-1-6654-3946-6},
}