Ragh Kuttappa, Leo Filippini, Nicholas Sica, Baris Taskin. Scalable Resonant Power Clock Generation for Adiabatic Logic Design. In IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2021, Tampa, FL, USA, July 7-9, 2021. pages 338-342, IEEE, 2021. [doi]
No references recorded for this publication.
No citations of this publication recorded.