The following publications are possibly variants of this publication:
- A 50nA quiescent current asynchronous digital-LDO with PLL-modulated fast-DVS power management in 40nm CMOS for 5.6 times MIPS performanceYu-Huei Lee, Shen-Yu Peng, Alex Chun-Hsien Wu, Chao-Chang Chiu, Yao-Yi Yang, Ming-Hsin Huang, Ke-Horng Chen, Ying-Hsi Lin, Shih-Wei Wang, Ching-Yuan Yeh, Chen-Chih Huang, Chao-Cheng Lee. vlsic 2012: 178-179 [doi]
- Energy-Scalable Motion Estimation for Low-Power Multimedia ApplicationsSeongsoo Lee. mips 2003: 400-409 [doi]
- A 0.6 V Resistance-Locked Loop Embedded Digital Low Dropout Regulator in 40 nm CMOS With 80.5% Power Supply Rejection ImprovementChao-Chang Chiu, Po-Hsien Huang, Moris Lin, Ke-Horng Chen, Ying-Hsi Lin, Tsung-Yen Tsai, Chao-Cheng Lee. tcas, 62-I(1):59-69, 2015. [doi]
- An Ultra-Low Power 1.7-2.7 GHz Fractional-N Sub-Sampling Digital Frequency Synthesizer and Modulator for IoT Applications in 40 nm CMOSYao-Hong Liu, Johan H. C. van den Heuvel, Takashi Kuramochi, Benjamin Busze, Paul Mateman, Vamshi Krishna Chillara, Bindi Wang, Robert Bogdan Staszewski, Kathleen Philips. tcas, 64-I(5):1094-1105, 2017. [doi]
- Design of A Low-Power-Consumption and High-Performance Sigma-Delta ModulatorYueyang Chen, Shun an Zhong, Hua Dang. csie 2009: 375-379 [doi]