The following publications are possibly variants of this publication:
- Least squares based cell-to-cell interference cancelation technique for multi-level cell nand flash memoryDong-hwan Lee, Wonyong Sung. icassp 2012: 1601-1604 [doi]
- A 7MB/s 64Gb 3-bit/cell DDR NAND flash memory in 20nm-node technologyKi Tae Park, Ohsuk Kwon, Sangyong Yoon, Myung-Hoon Choi, In-Mo Kim, Bo-Geun Kim, Min-Seok Kim, Yoon-Hee Choi, Seung-Hwan Shin, Youngson Song, Joo-Yong Park, Jae-Eun Lee, Chang-Gyu Eun, Ho Chul Lee, Hyeong-Jun Kim, Jun-Hee Lee, Jong-Young Kim, Tae-Min Kweon, Hyun-Jun Yoon, Taehyun Kim, Dong-Kyo Shim, Jongsun Sel, Ji-Yeon Shin, Pansuk Kwak, Jin-Man Han, Keon-Soo Kim, SungSoo Lee, Youngho Lim, Tae-Sung Jung. isscc 2011: 212-213 [doi]
- 3D NAND Flash Memory Cell Current and Interference Characteristics Improvement With Multiple Dielectric SpacerYun-Jae Oh, Inyoung Lee, Yunejae Suh, Daewoong Kang, Il Hwan Cho. access, 11:113704-113711, 2023. [doi]
- A Zeroing Cell-to-Cell Interference Page Architecture With Temporary LSB Storing and Parallel MSB Program Scheme for MLC NAND Flash MemoriesKi Tae Park, Myounggon Kang, Doogon Kim, Soonwook Hwang, Byung Yong Choi, Yeong-Taek Lee, Changhyun Kim, Kinam Kim. jssc, 43(4):919-928, 2008. [doi]