The following publications are possibly variants of this publication:
- A flash memory controller for 15μs ultra-low-latency SSD using high-speed 3D NAND flash with 3μs read timeWooseong Cheong, Chanho Yoon, SeongHoon Woo, Kyuwook Han, Daehyun Kim, Chulseung Lee, Youra Choi, Shine Kim, Dongku Kang, Geunyeong Yu, Jaehong Kim, Jaechun Park, Ki-Whan Song, Ki Tae Park, Sangyeun Cho, Hwaseok Oh, Daniel D. G. Lee, Jin Hyeok Choi, Jaeheon Jeong. isscc 2018: 338-340 [doi]
- A read-disturb management technique for high-density NAND flash memoryKeonsoo Ha, JaeYong Jeong, Jihong Kim. apsys 2013: 13 [doi]
- An Integrated Approach for Managing Read Disturbs in High-Density NAND Flash MemoryKeonsoo Ha, JaeYong Jeong, Jihong Kim. tcad, 35(7):1079-1091, 2016. [doi]
- A dual-mode NAND flash memory: 1-Gb multilevel and high-performance 512-Mb single-level modesTaehee Cho, Yeong-Taek Lee, Eun Cheol Kim, Jin-Wook Lee, Sunmi Choi, Seungjae Lee, Dong-Hwan Kim, Wook-Ghee Han, Young-Ho Lim, Jae-Duk Lee, Jung-Dal Choi, Kang-Deog Suh. jssc, 36(11):1700-1706, 2001. [doi]
- 19.5 Three-dimensional 128Gb MLC vertical NAND Flash-memory with 24-WL stacked layers and 50MB/s high-speed programmingKi Tae Park, Jin-Man Han, Dae-Han Kim, Sangwan Nam, Kihwan Choi, Minsu Kim, Pansuk Kwak, Doosub Lee, Yoon-Hee Choi, Kyung-Min Kang, Myung-Hoon Choi, Dong-Hun Kwak, Hyun Wook Park, Sang-Won Shim, Hyun-Jun Yoon, Doo-Hyun Kim, Sang-Won Park, Kangbin Lee, Kuihan Ko, Dong-Kyo Shim, Yang-Lo Ahn, Jeunghwan Park, Jinho Ryu, Donghyun Kim, Kyungwa Yun, Joonsoo Kwon, Seunghoon Shin, Dongkyu Youn, Won-Tae Kim, Taehyun Kim, Sung Jun Kim, Sungwhan Seo, Hyung Gon Kim, Dae-Seok Byeon, Hyang-Ja Yang, Moosung Kim, Myong-Seok Kim, Jinseon Yeon, Jae-Hoon Jang, Han-Soo Kim, Woonkyung Lee, Duheon Song, SungSoo Lee, Kyehyun Kyung, Jeong-Hyuk Choi. isscc 2014: 334-335 [doi]