The following publications are possibly variants of this publication:
- Compiler-assisted refresh minimization for volatile STT-RAM cacheQing'an Li, Jianhua Li, Liang Shi, Chun Jason Xue, Yiran Chen, Yanxiang He. aspdac 2013: 273-278 [doi]
- Cache coherence enabled adaptive refresh for volatile STT-RAMJianhua Li, Liang Shi, Qing'an Li, Chun Jason Xue, Yiran Chen, Yinlong Xu. date 2013: 1247-1250 [doi]
- Low-energy volatile STT-RAM cache design using cache-coherence-enabled adaptive refreshJianhua Li, Liang Shi, Qing'an Li, Chun Jason Xue, Yiran Chen, Yinlong Xu, Wei Wang. todaes, 19(1):5, 2013. [doi]
- Multi retention level STT-RAM cache designs with a dynamic refresh schemeZhenyu Sun, Xiuyuan Bi, Hai Helen Li, Weng-Fai Wong, Zhong-Liang Ong, Xiaochun Zhu, Wenqing Wu. micro 2011: 329-338 [doi]
- A Hybrid Memory Hierarchy to Improve Cache Reliability with Non-volatile STT-RAMNaikuo Chen, Zhilou Yu, Ruidong Zhao. smartcom 2017: 459-468 [doi]
- Refresh-aware loop scheduling for high performance low power volatile STT-RAMKeni Qiu, Junpeng Luo, Zhiyao Gong, Weigong Zhang, Jing Wang, Yuanchao Xu, Tao Li, Chun Jason Xue. iccd 2016: 209-216 [doi]
- Compiler-assisted preferred caching for embedded systems with STT-RAM based hybrid cacheQing'an Li, Mengying Zhao, Chun Jason Xue, Yanxiang He. lctrts 2012: 109-118 [doi]