The following publications are possibly variants of this publication:
- A 24 GHz Self-Calibrated All-Digital FMCW Synthesizer With 0.01% RMS Frequency Error Under 3.2 GHz Chirp Bandwidth and 320 MHz/µs Chirp SlopeZhengkun Shen, Haoyun Jiang, Fan Yang 0077, Yixiao Wang, Zherui Zhang, Junhua Liu, Huailin Liao. jssc, 57(7):2167-2180, 2022. [doi]
- 32.5 A 24GHz Self-Calibrated ADPLL-Based FMCW Synthesizer with 0.01% rms Frequency Error Under 3.2GHz Chirp Bandwidth and 320MHz/μs SlopeZhengkun Shen, Haoyun Jiang, Fan Yang 0077, Yixiao Wang, Zherui Zhang, Junhua Liu, Huailin Liao. isscc 2021: 450-452 [doi]
- 17.7 A 12mW 10GHz FMCW PLL Based on an Integrating DAC with 90kHz rms Frequency Error for 23MHz/µs Slope and 1.2GHz Chirp BandwidthPratap Tumkur Renukaswamy, Nereo Markulic, Sehoon Park, Anirudh Kankuppe, Qixian Shi, Piet Wambacq, Jan Craninckx. isscc 2020: 278-280 [doi]
- A 3.45-4.22 GHz PLL frequency synthesizer with constant loop bandwidth for WLAN applicationsXiaolong Liu, Lei Zhang, Li Zhang, Yan Wang, Zhiping Yu. mwscas 2014: 749-752 [doi]
- 10.7 An 11GHz 2nd-order DPD FMCW Chirp Generator with 0.051% rms Frequency Error under a 2.3GHz Chirp Bandwidth, 2.3GHz/μs Slope, and 50ns Idle Time in 65nm CMOSXuan Wang, Xujun Ma, Yupeng Fu, YuQian Zhou, Ang Li, Shuo Yang, Xu Wu, Dongming Wang 0002, Lianming Li, Xiaohu You 0001. isscc 2024: 200-202 [doi]