The following publications are possibly variants of this publication:
- SPARC M7: A 20 nm 32-Core 64 MB L3 Cache ProcessorGeorgios K. Konstadinidis, Hongping Penny Li, Francis Schumacher, Venkat Krishnaswamy, Hoyeol Cho, Sudesna Dash, Robert P. Masleid, Chaoyang Zheng, Yuanjung David Lin, Paul Loewenstein, Heechoul Park, Vijay Srinivasan, Dawei Huang, Changku Hwang, Wenjay Hsu, Curtis McAllister, Jeffrey Brooks, Ha Pham, Sebastian Turullols, Yifan YangGong, Robert T. Golla, Alan P. Smith 0002, Ali Vahidsafa. jssc, 51(1):79-91, 2016. [doi]
- M7: Oracle's Next-Generation Sparc ProcessorKathirgamar Aingaran, Sumti Jairath, Georgios Konstadinidis, Serena Leung, Paul Loewenstein, Curtis McAllister, Stephen Phillips, Zoran Radovic, Ram Sivaramakrishnan, David Smentek, Thomas Wicki. micro, 35(2):36-45, 2015. [doi]
- 4.3 Fine-grained adaptive power management of the SPARC M7 processorVenkatram Krishnaswamy, Jeffrey Brooks, Georgios Konstadinidis, Curtis McAllister, Ha Pham, Sebastian Turullols, Jinuk Luke Shin, Yifan YangGong, Haowei Zhang. isscc 2015: 1-3 [doi]