The following publications are possibly variants of this publication:
- A Duty-Cycle-Distortion-Tolerant Half-Delay-Line Low-Power Fast-Lock-in All-Digital Delay-Locked LoopJinn-Shyan Wang, Chun-Yuan Cheng, Je-Ching Liu, Yu-Chia Liu, Yi-Ming Wang. jssc, 45(5):1036-1047, 2010. [doi]
- A 0.8V, 560fJ/bit, 14Gb/s injection-locked receiver with input duty-cycle distortion tolerable edge-rotating 5/4X sub-rate CDR in 65nm CMOSHao Li, Shuai Chen, Liqiong Yang, Rui Bai, Weiwu Hu, Freeman Y. Zhong, Samuel Palermo, Patrick Yin Chiang. vlsic 2014: 1-2 [doi]
- Nyquist-rate time-interleaved current-steering DAC with dynamic channel matchingLong Cheng, Fan Ye, Hai-Feng Yang, Ning Li, Jun Xu, Junyan Ren. iscas 2011: 5-8 [doi]
- A random shifting data weighted averaging algorithm for Nyquist-rate DACJun Yuan, Liangbo Wu, U. Fat Chio, Yuxin Wang, Yan Wang. ieiceee, 20(20):20230302, 2023. [doi]