Microarchitecture Level Interconnect Modeling Considering Layout Optimization

Weiping Liao, Lei He. Microarchitecture Level Interconnect Modeling Considering Layout Optimization. J. Low Power Electronics, 1(3):297-308, 2005. [doi]

Authors

Weiping Liao

This author has not been identified. Look up 'Weiping Liao' in Google

Lei He

This author has not been identified. Look up 'Lei He' in Google