Microarchitecture Level Interconnect Modeling Considering Layout Optimization

Weiping Liao, Lei He. Microarchitecture Level Interconnect Modeling Considering Layout Optimization. J. Low Power Electronics, 1(3):297-308, 2005. [doi]

Abstract

Abstract is missing.