A 1.5-GHz sub-sampling fractional-N PLL for spread-spectrum clock generator in 0.18-μm CMOS - researchr publication

researchr

You are not signed in
Sign in
Sign up

Chun-Yu Lin, Tun-Ju Wang, Tsung-Hsien Lin. A 1.5-GHz sub-sampling fractional-N PLL for spread-spectrum clock generator in 0.18-μm CMOS. In IEEE Asian Solid-State Circuits Conference, A-SSCC 2017, Seoul, Korea (South), November 6-8, 2017. pages 253-256, IEEE, 2017. [doi]

Abstract is missing.

runs on WebDSL